Modeling, Analysis and Comparative of Down Sampling based Clamping SV PWM for Cascaded and Diode Clamped Multilevel Inverter fed Induction Motor Drive

This paper presents investigation and performance analysis of novel down sampling based  clamping SV PWM technique for diode and cascaded Multi-level Invereter fed to Induction motor drive. A novel down sampling based clamping SVPWM has developed by adding triangular off set to sinusoidal fundamenta...

Full description

Saved in:
Bibliographic Details
Main Authors: Bhukya, Ravikumar (Author), Kumar, P. Satish (Author)
Other Authors: We thank the University Grants Commission (UGC) (Contributor)
Format: EJournal Article
Published: Institute of Advanced Engineering and Science, 2017-09-01.
Subjects:
Online Access:Get fulltext
Get fulltext
Tags: Add Tag
No Tags, Be the first to tag this record!
LEADER 02682 am a22003253u 4500
001 0 nhttps:__ijeecs.iaescore.com_index.php_IJEECS_article_downloadSuppFile_8416_680
042 |a dc 
100 1 0 |a Bhukya, Ravikumar  |e author 
100 1 0 |a We thank the University Grants Commission   |q  (UGC)   |e contributor 
700 1 0 |a Kumar, P. Satish  |e author 
245 0 0 |a Modeling, Analysis and Comparative of Down Sampling based Clamping SV PWM for Cascaded and Diode Clamped Multilevel Inverter fed Induction Motor Drive 
260 |b Institute of Advanced Engineering and Science,   |c 2017-09-01. 
500 |a https://ijeecs.iaescore.com/index.php/IJEECS/article/view/8416 
520 |a This paper presents investigation and performance analysis of novel down sampling based  clamping SV PWM technique for diode and cascaded Multi-level Invereter fed to Induction motor drive. A novel down sampling based clamping SVPWM has developed by adding triangular off set to sinusoidal fundamental waveform is modified by down sampling the reference wave by order of 10 so this technique is called clamping space vector pulse width modulation techniques such as PD, POD and APOD. so as to shift the lower order harmonics to higher order side. This novel carrier is compared with the offset injected space vector reference waveform to generate the required PWM pulses to the inverter. To analyze the performance of the proposed PWM technique it is implemented on  seven level diode and cascaded Multi-level Inverter using Matlab/Simulink software tool for output line, phase voltage, currents, speed, torque and Total harmonic distortion analysis. 
540 |a Copyright (c) 2017 Institute of Advanced Engineering and Science 
540 |a http://creativecommons.org/licenses/by-nc-nd/4.0 
546 |a eng 
690 |a osmania university 
690 |a Seven-level cascaded and diode clamped multi-level inverter, CSV-PDSPWM, CSV-PODSPWM, CSV-APODSPWM, THD. 
655 7 |a info:eu-repo/semantics/article  |2 local 
655 7 |a info:eu-repo/semantics/publishedVersion  |2 local 
655 7 |2 local 
786 0 |n Indonesian Journal of Electrical Engineering and Computer Science; Vol 7, No 3: September 2017; 698-707 
786 0 |n 2502-4760 
786 0 |n 2502-4752 
786 0 |n 10.11591/ijeecs.v7.i3 
787 0 |n https://ijeecs.iaescore.com/index.php/IJEECS/article/view/8416/7340 
787 0 |n https://ijeecs.iaescore.com/index.php/IJEECS/article/downloadSuppFile/8416/680 
856 4 1 |u https://ijeecs.iaescore.com/index.php/IJEECS/article/view/8416/7340  |z Get fulltext 
856 4 1 |u https://ijeecs.iaescore.com/index.php/IJEECS/article/downloadSuppFile/8416/680  |z Get fulltext