A five-level multilevel topology utilizing multicarrier modulation technique

This paper presents a new topology for cascaded H-bridge multilevel inverter utilizing multicarrier modulation technique. The new five-level topology utilizes a capacitive divider network consisting of two capacitors for producing output voltage levels. The developed circuit has reduced number of sw...

Full description

Saved in:
Bibliographic Details
Main Authors: Rasheed, Rabiya (Author), K K, Saju (Author), V, Bindu (Author)
Format: EJournal Article
Published: Institute of Advanced Engineering and Science, 2019-06-01.
Subjects:
Online Access:Get Fulltext
Tags: Add Tag
No Tags, Be the first to tag this record!
LEADER 01868 am a22002893u 4500
001 IJPEDS_16316_12468
042 |a dc 
100 1 0 |a Rasheed, Rabiya  |e author 
100 1 0 |e contributor 
700 1 0 |a K K, Saju  |e author 
700 1 0 |a V, Bindu  |e author 
245 0 0 |a A five-level multilevel topology utilizing multicarrier modulation technique 
260 |b Institute of Advanced Engineering and Science,   |c 2019-06-01. 
500 |a https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/16316 
520 |a This paper presents a new topology for cascaded H-bridge multilevel inverter utilizing multicarrier modulation technique. The new five-level topology utilizes a capacitive divider network consisting of two capacitors for producing output voltage levels. The developed circuit has reduced number of switches and dc sources compared to conventional five level inverters. Five main power switches, a single additional diode apart from antiparallel diodes, two capacitors and a dc supply constitute a single five level unit. Simulations as well as experimental results are verified for the new topology utilising multicarrier modulation technique with reduced harmonic distortions in the output. 
540 |a Copyright (c) 2018 Institute of Advanced Engineering and Science 
540 |a http://creativecommons.org/licenses/by-sa/4.0 
546 |a eng 
655 7 |a info:eu-repo/semantics/article  |2 local 
655 7 |a info:eu-repo/semantics/publishedVersion  |2 local 
655 7 |2 local 
786 0 |n International Journal of Power Electronics and Drive Systems (IJPEDS); Vol 10, No 2: June 2019; 868-873 
786 0 |n 2722-256X 
786 0 |n 2088-8694 
786 0 |n 10.11591/ijpeds.v10.i2 
787 0 |n https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/16316/12468 
856 4 1 |u https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/16316/12468  |z Get Fulltext