A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel Inverter

This paper proposes a switching control for a cascaded H-bridge inverter structure with reduced switches which is used to improve the THD performance of a single phase five level CHB MLI. The multi level inverter is simulated for the conventional carrier overlapping APOD and the proposed carrier ove...

Full description

Saved in:
Bibliographic Details
Main Authors: D. Teryima, Kureve (Author), Y. Nentawe, Goshwe (Author), O. David, Agbo (Author)
Format: EJournal Article
Published: Institute of Advanced Engineering and Science, 2016-06-01.
Subjects:
Online Access:Get Fulltext
Tags: Add Tag
No Tags, Be the first to tag this record!
LEADER 01877 am a22002773u 4500
001 IJPEDS_593_5657
042 |a dc 
100 1 0 |a D. Teryima, Kureve  |e author 
700 1 0 |a Y. Nentawe, Goshwe  |e author 
700 1 0 |a O. David, Agbo  |e author 
245 0 0 |a A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel Inverter 
260 |b Institute of Advanced Engineering and Science,   |c 2016-06-01. 
500 |a https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/593 
520 |a This paper proposes a switching control for a cascaded H-bridge inverter structure with reduced switches which is used to improve the THD performance of a single phase five level CHB MLI. The multi level inverter is simulated for the conventional carrier overlapping APOD and the proposed carrier overlapping APOD Pulse Width Modulation (PWM) switching control technique. The total harmonic distortion (THD) of the output voltages are observed for both PWM control techniques. The performance of the symmetric CHB MLI is simulated using MATLAB-SIMULINK. It is observed that the proposed carrier overlapping APODPWM provides output with relatively low THD as compared to the conventional carrier overlapping APODPWM. 
540 |a Copyright (c) 2016 Institute of Advanced Engineering and Science 
540 |a http://creativecommons.org/licenses/by-sa/4.0 
546 |a eng 
655 7 |a info:eu-repo/semantics/article  |2 local 
655 7 |a info:eu-repo/semantics/publishedVersion  |2 local 
655 7 |2 local 
786 0 |n International Journal of Power Electronics and Drive Systems (IJPEDS); Vol 7, No 2: June 2016; 349-357 
786 0 |n 2722-256X 
786 0 |n 2088-8694 
786 0 |n 10.11591/ijpeds.v7.i2 
787 0 |n https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/593/5657 
856 4 1 |u https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/593/5657  |z Get Fulltext