Design of " 32 " Point Split Radix b ased Multipath Delay Commutator FFT Architecture for Low Power Applications
FFT is used in Modern high speed signal processing application. In aforementioned technologies that tends to operate in various operational modes. To implement FFT obviously it not only needs to meet high throughput demand and also it needed to scalable cater selectable N point FFT. Our contribution...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | EJournal Article |
| Published: |
Institute of Advanced Engineering and Science,
2018-09-01.
|
| Subjects: | |
| Online Access: | Get fulltext |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| LEADER | 02434 am a22003013u 4500 | ||
|---|---|---|---|
| 001 | ijeecs13394_9195 | ||
| 042 | |a dc | ||
| 100 | 1 | 0 | |a Manimaran, A. |e author |
| 100 | 1 | 0 | |e contributor |
| 700 | 1 | 0 | |a Thomas, ABY K. |e author |
| 245 | 0 | 0 | |a Design of " 32 " Point Split Radix b ased Multipath Delay Commutator FFT Architecture for Low Power Applications |
| 260 | |b Institute of Advanced Engineering and Science, |c 2018-09-01. | ||
| 500 | |a https://ijeecs.iaescore.com/index.php/IJEECS/article/view/13394 | ||
| 520 | |a FFT is used in Modern high speed signal processing application. In aforementioned technologies that tends to operate in various operational modes. To implement FFT obviously it not only needs to meet high throughput demand and also it needed to scalable cater selectable N point FFT. Our contribution to this paper is two-fold of our existing method, as proposes for the split radix using Multipath Delay Commutator (MDC) algorithm has the least complex design and less multiplications comparing to radix-2 algorithm. So that it can able to reduce power consumption and area than our existing work. The implementation of power efficient hardware of split radix FFT (SRFFT) is built up by pruning excessive computation. Leveraging this potential, a new architecture of a configurable SRFFT processor is first developed so that unnecessary computations, which yield zeros at the output, are pruned. Simulations show that maximum power saving of around 20% is achieved. The proposed algorithm consists of mixed radix butterflies, whose structure is more regular. It has the conjugate-pair version, which requires less memory. | ||
| 540 | |a Copyright (c) 2018 Institute of Advanced Engineering and Science | ||
| 540 | |a http://creativecommons.org/licenses/by-nc/4.0 | ||
| 546 | |a eng | ||
| 690 | |||
| 690 | |a Multipath Delay Commutator (MDC); Split Radix FFT (SRFFT ); Low power; Area efficient; | ||
| 655 | 7 | |a info:eu-repo/semantics/article |2 local | |
| 655 | 7 | |a info:eu-repo/semantics/publishedVersion |2 local | |
| 655 | 7 | |2 local | |
| 786 | 0 | |n Indonesian Journal of Electrical Engineering and Computer Science; Vol 11, No 3: September 2018; 1042-1047 | |
| 786 | 0 | |n 2502-4760 | |
| 786 | 0 | |n 2502-4752 | |
| 786 | 0 | |n 10.11591/ijeecs.v11.i3 | |
| 787 | 0 | |n https://ijeecs.iaescore.com/index.php/IJEECS/article/view/13394/9195 | |
| 856 | 4 | 1 | |u https://ijeecs.iaescore.com/index.php/IJEECS/article/view/13394/9195 |z Get fulltext |