FPGA Implementation of a Novel Gaussian Filter Using Power Optimized Approximate Adders
Smoothing filters are essential for noise removal and image restoration. Gaussian filters are used in many digital image and video processing systems. Hence the hardware implementation of the Gaussian filter becomes a reliable solution for real time image processing applications. This paper discusse...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | EJournal Article |
| Published: |
Institute of Advanced Engineering and Science,
2018-09-01.
|
| Subjects: | |
| Online Access: | Get fulltext |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| LEADER | 02283 am a22003013u 4500 | ||
|---|---|---|---|
| 001 | ijeecs13395_9196 | ||
| 042 | |a dc | ||
| 100 | 1 | 0 | |a Basheer, Jamshid M |e author |
| 100 | 1 | 0 | |e contributor |
| 700 | 1 | 0 | |a V, Murugesh |e author |
| 245 | 0 | 0 | |a FPGA Implementation of a Novel Gaussian Filter Using Power Optimized Approximate Adders |
| 260 | |b Institute of Advanced Engineering and Science, |c 2018-09-01. | ||
| 500 | |a https://ijeecs.iaescore.com/index.php/IJEECS/article/view/13395 | ||
| 520 | |a Smoothing filters are essential for noise removal and image restoration. Gaussian filters are used in many digital image and video processing systems. Hence the hardware implementation of the Gaussian filter becomes a reliable solution for real time image processing applications. This paper discusses the implementation of a novel Gaussian smoothing filter with low power approximate adders in Field Programmable Gate Array (FPGA). The proposed Gaussian filter is applied to restore the noisy images in the proposed system. Original test images with 512x512 pixels were taken and divided in to 4x4 blocks with 256x256 pixels. The proposed technique has been applied and the performance metrics were measured for various simulation criteria. The proposed algorithm is also implemented using approximate adders, since approximate adders had been recognized as a reliable alternate for error tolerant applications in circuit based metrics such as power, area and delay where the accuracy may be considered for trade off. | ||
| 540 | |a Copyright (c) 2018 Institute of Advanced Engineering and Science | ||
| 540 | |a http://creativecommons.org/licenses/by-nc/4.0 | ||
| 546 | |a eng | ||
| 690 | |||
| 690 | |a Approximate Adders; FPGA; Gaussian Filter; Image Processing; Low Power | ||
| 655 | 7 | |a info:eu-repo/semantics/article |2 local | |
| 655 | 7 | |a info:eu-repo/semantics/publishedVersion |2 local | |
| 655 | 7 | |2 local | |
| 786 | 0 | |n Indonesian Journal of Electrical Engineering and Computer Science; Vol 11, No 3: September 2018; 1048-1059 | |
| 786 | 0 | |n 2502-4760 | |
| 786 | 0 | |n 2502-4752 | |
| 786 | 0 | |n 10.11591/ijeecs.v11.i3 | |
| 787 | 0 | |n https://ijeecs.iaescore.com/index.php/IJEECS/article/view/13395/9196 | |
| 856 | 4 | 1 | |u https://ijeecs.iaescore.com/index.php/IJEECS/article/view/13395/9196 |z Get fulltext |