ASIC design of low power-delay product carry pre-computation based multiplier

High speed and efficient multipliers are essential components in today's computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fit...

Celý popis

Uloženo v:
Podrobná bibliografie
Hlavní autoři: CVS, Chaitanya (Autor), C, Sundaresan (Autor), R Venkateswaran, P (Autor)
Médium: EJournal Article
Vydáno: Institute of Advanced Engineering and Science, 2019-02-01.
Témata:
On-line přístup:Get fulltext
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!