ASIC design of low power-delay product carry pre-computation based multiplier
High speed and efficient multipliers are essential components in today's computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fit...
保存先:
| 主要な著者: | , , |
|---|---|
| フォーマット: | EJournal Article |
| 出版事項: |
Institute of Advanced Engineering and Science,
2019-02-01.
|
| 主題: | |
| オンライン･アクセス: | Get fulltext |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
このレコードへの初めてのコメントを付けませんか!