An analysis of ADPLL applications in various fields
ADPLL is now an essential component in applications like wireless sensor networks, Internet of things, health care applications, agricultural applications, etc, and also due the requirement of digital implementation by the industries. ADPLL consists of a phase detector, loop filter and digital contr...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | EJournal Article |
| Published: |
Institute of Advanced Engineering and Science,
2020-05-01.
|
| Subjects: | |
| Online Access: | Get fulltext |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| LEADER | 02652 am a22003013u 4500 | ||
|---|---|---|---|
| 001 | ijeecs20455_13686 | ||
| 042 | |a dc | ||
| 100 | 1 | 0 | |a Dinesh, R. |e author |
| 100 | 1 | 0 | |e contributor |
| 700 | 1 | 0 | |a Marimuthu, Ramalatha |e author |
| 245 | 0 | 0 | |a An analysis of ADPLL applications in various fields |
| 260 | |b Institute of Advanced Engineering and Science, |c 2020-05-01. | ||
| 500 | |a https://ijeecs.iaescore.com/index.php/IJEECS/article/view/20455 | ||
| 520 | |a ADPLL is now an essential component in applications like wireless sensor networks, Internet of things, health care applications, agricultural applications, etc, and also due the requirement of digital implementation by the industries. ADPLL consists of a phase detector, loop filter and digital controlled oscillator. The conventional PLL and digital PLL used for frequency synthesis, clock recovery circuit and synchronization give imprecise performance with respect to reliability, speed, power consumption, noise, locking speed, cost, etc. ADPLL overcomes the drawbacks of conventional PLL and digital PLL. In this paper, different approaches followed in All Digital Phase Locked Loop (ADPLL) for various applications are reviewed and their performance is compared based on components, modulation functions, frequency range, power utilization etc. In addition, an ADPLL with wide tuning range and frequency resolution is designed and implemented using automatic placement and routing, time to digital converter, digital loop filter and ring based oscillator. The ADPLL outputs and the results are analyzed with micro wind tool. The design gives a frequency range from 1.0-5.5GHz with low power consumption and it can also be used for Clock generation applications. | ||
| 540 | |a Copyright (c) 2020 Institute of Advanced Engineering and Science | ||
| 540 | |a http://creativecommons.org/licenses/by-nc/4.0 | ||
| 546 | |a eng | ||
| 690 | |a VLSI communication | ||
| 690 | |a All digital frequency locked loop (ADFLL); All digital phase locked loop (ADPLL); Digital controlled oscillator (DCO); Digital loop filter (DLF); Wireless body area networks (WBAN); Wireless sensor networks (WSN) | ||
| 655 | 7 | |a info:eu-repo/semantics/article |2 local | |
| 655 | 7 | |a info:eu-repo/semantics/publishedVersion |2 local | |
| 655 | 7 | |2 local | |
| 786 | 0 | |n Indonesian Journal of Electrical Engineering and Computer Science; Vol 18, No 2: May 2020; 856-866 | |
| 786 | 0 | |n 2502-4760 | |
| 786 | 0 | |n 2502-4752 | |
| 786 | 0 | |n 10.11591/ijeecs.v18.i2 | |
| 787 | 0 | |n https://ijeecs.iaescore.com/index.php/IJEECS/article/view/20455/13686 | |
| 856 | 4 | 1 | |u https://ijeecs.iaescore.com/index.php/IJEECS/article/view/20455/13686 |z Get fulltext |