Design and implementation of fast floating point units for FPGAs
Due to growth in demand for high-performance applications that require high numerical stability and accuracy, the need for floating-point FPGA has been increased. In this work, an open-source and efficient floating-point unit is implemented on a standard Xilinx Sparton-6 FPGA platform. The proposed...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | EJournal Article |
| Published: |
Institute of Advanced Engineering and Science,
2020-09-01.
|
| Subjects: | |
| Online Access: | Get fulltext |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| LEADER | 01985 am a22003133u 4500 | ||
|---|---|---|---|
| 001 | ijeecs21445_14074 | ||
| 042 | |a dc | ||
| 100 | 1 | 0 | |a Hassan, Mohammed Falih |e author |
| 100 | 1 | 0 | |e contributor |
| 700 | 1 | 0 | |a Hussein, Karime Farhood |e author |
| 700 | 1 | 0 | |a Al-Musawi, Bahaa |e author |
| 245 | 0 | 0 | |a Design and implementation of fast floating point units for FPGAs |
| 260 | |b Institute of Advanced Engineering and Science, |c 2020-09-01. | ||
| 500 | |a https://ijeecs.iaescore.com/index.php/IJEECS/article/view/21445 | ||
| 520 | |a Due to growth in demand for high-performance applications that require high numerical stability and accuracy, the need for floating-point FPGA has been increased. In this work, an open-source and efficient floating-point unit is implemented on a standard Xilinx Sparton-6 FPGA platform. The proposed design is described in a hierarchal way starting from functional block descriptions toward modules level design. Our implementation used minimal resources available on the targeting FPGA board, tested on Sparton-6 FPGA platform and verified on ModelSim. The open-source framework can be embedded or customized for low-cost FPGA devices that do not offer floating-point units. | ||
| 540 | |a Copyright (c) 2020 Institute of Advanced Engineering and Science | ||
| 540 | |a http://creativecommons.org/licenses/by-nc/4.0 | ||
| 546 | |a eng | ||
| 690 | |||
| 690 | |a IEEE floating-point; FPGA architecture; Floating-point unit (FPU); Embedded block. | ||
| 655 | 7 | |a info:eu-repo/semantics/article |2 local | |
| 655 | 7 | |a info:eu-repo/semantics/publishedVersion |2 local | |
| 655 | 7 | |2 local | |
| 786 | 0 | |n Indonesian Journal of Electrical Engineering and Computer Science; Vol 19, No 3: September 2020; 1480-1489 | |
| 786 | 0 | |n 2502-4760 | |
| 786 | 0 | |n 2502-4752 | |
| 786 | 0 | |n 10.11591/ijeecs.v19.i3 | |
| 787 | 0 | |n https://ijeecs.iaescore.com/index.php/IJEECS/article/view/21445/14074 | |
| 856 | 4 | 1 | |u https://ijeecs.iaescore.com/index.php/IJEECS/article/view/21445/14074 |z Get fulltext |