Design of 130nm RFCMOS differential low noise amplifier

In this paper, an inductively degenerated CMOS differential low noise amplifier circuit topology is presented. This low noise amplifier is intended to be used for wireless LAN application. The differential low noise amplifier proposed provide high gain, low noise and large superior out of band IIP3....

Full description

Saved in:
Bibliographic Details
Main Authors: Muhamad, Maizan (Author), Hussin, Hanim (Author), Soin, Norhayati (Author)
Format: EJournal Article
Published: Institute of Advanced Engineering and Science, 2020-07-01.
Subjects:
Online Access:Get fulltext
Tags: Add Tag
No Tags, Be the first to tag this record!
LEADER 01841 am a22003133u 4500
001 ijeecs21509_13817
042 |a dc 
100 1 0 |a Muhamad, Maizan  |e author 
100 1 0 |e contributor 
700 1 0 |a Hussin, Hanim  |e author 
700 1 0 |a Soin, Norhayati  |e author 
245 0 0 |a Design of 130nm RFCMOS differential low noise amplifier 
260 |b Institute of Advanced Engineering and Science,   |c 2020-07-01. 
500 |a https://ijeecs.iaescore.com/index.php/IJEECS/article/view/21509 
520 |a In this paper, an inductively degenerated CMOS differential low noise amplifier circuit topology is presented. This low noise amplifier is intended to be used for wireless LAN application. The differential low noise amplifier proposed provide high gain, low noise and large superior out of band IIP3. The LNA is designed in 130 nm CMOS technology. Simulated results of gain and NF at 2.4GHz are 20.46 dB and 2.59 dB, respectively. While the simulated S11 and S22 are −11.18 dB and −9.49 dB, respectively. The IIP3 is −9.05 dBm. The LNA consumes 3.4 mW power from 1.2V supply.  
540 |a Copyright (c) 2019 Institute of Advanced Engineering and Science 
540 |a http://creativecommons.org/licenses/by-nc/4.0 
546 |a eng 
690
690 |a CMOS; Differential; Low noise amplifier (LNA); Noise figure (NF) 
655 7 |a info:eu-repo/semantics/article  |2 local 
655 7 |a info:eu-repo/semantics/publishedVersion  |2 local 
655 7 |2 local 
786 0 |n Indonesian Journal of Electrical Engineering and Computer Science; Vol 19, No 1: July 2020; 172-177 
786 0 |n 2502-4760 
786 0 |n 2502-4752 
786 0 |n 10.11591/ijeecs.v19.i1 
787 0 |n https://ijeecs.iaescore.com/index.php/IJEECS/article/view/21509/13817 
856 4 1 |u https://ijeecs.iaescore.com/index.php/IJEECS/article/view/21509/13817  |z Get fulltext