Design of 130nm RFCMOS differential low noise amplifier
In this paper, an inductively degenerated CMOS differential low noise amplifier circuit topology is presented. This low noise amplifier is intended to be used for wireless LAN application. The differential low noise amplifier proposed provide high gain, low noise and large superior out of band IIP3....
Saved in:
Main Authors: | Muhamad, Maizan (Author), Hussin, Hanim (Author), Soin, Norhayati (Author) |
---|---|
Format: | EJournal Article |
Published: |
Institute of Advanced Engineering and Science,
2020-07-01.
|
Subjects: | |
Online Access: | Get fulltext |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Linearity improvement of differential CMOS low noise amplifier
by: Muhamad, Maizan, et al.
Published: (2019) -
Design of Low Power Low Noise Amplifier using Gm-boosted Technique
by: Muhamad, Maizan, et al.
Published: (2018) -
Comparative study of symmetrical OTA performance in 180 nm, 130 nm and 90 nm CMOS technology
by: bin Wan Jusoh, Wan Mohammad Ehsan Aiman, et al.
Published: (2019) -
Design and Performance Analysis of 1.8 GHz Low Noise Amplifier for Wireless Receiver Application
by: Amin, A.A, et al.
Published: (2017) -
Design and implementation of a broad-band high gain low noise amplifier for 3G/4G applications
by: Abdelmonem, Ahmed M., et al.
Published: (2021)