Design and Implementation of Universal Serial Bus Transceiver with Verilog
In this paper, a simplified Universal Serial Bus (USB) transceiver is designed, which is special used for mobile terminals such as smart mobile phone, IPad, smart sensor, and so on. The transceiver includes functions such as data serialization, bit stuffing, NRZI encoding and NRZI decoding, bit unst...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | EJournal Article |
| Published: |
Institute of Advanced Engineering and Science,
2014-06-01.
|
| Subjects: | |
| Online Access: | Get fulltext |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| LEADER | 01851 am a22003013u 4500 | ||
|---|---|---|---|
| 001 | ijeecs3544_1810 | ||
| 042 | |a dc | ||
| 100 | 1 | 0 | |a Xu, Liqun |e author |
| 100 | 1 | 0 | |e contributor |
| 700 | 1 | 0 | |a Zheng, Likun |e author |
| 700 | 1 | 0 | |a Chen, Yali |e author |
| 700 | 1 | 0 | |a Li, Zheying |e author |
| 245 | 0 | 0 | |a Design and Implementation of Universal Serial Bus Transceiver with Verilog |
| 260 | |b Institute of Advanced Engineering and Science, |c 2014-06-01. | ||
| 520 | |a In this paper, a simplified Universal Serial Bus (USB) transceiver is designed, which is special used for mobile terminals such as smart mobile phone, IPad, smart sensor, and so on. The transceiver includes functions such as data serialization, bit stuffing, NRZI encoding and NRZI decoding, bit unstuffing, deserialization. The transceiver is designed and implemented with Verilog HDL in Modelsim. And the transceiver has been verified with FPGA and synthesized using 0.18um 1P6M CMOS process technology. The simulation and FPGA results show that the transceiver satisfies all design specification and can be used as an IP core for smart mobile terminals. DOI : http://dx.doi.org/10.11591/telkomnika.v12i6.5441 | ||
| 540 | |a Copyright (c) 2014 Institute of Advanced Engineering and Science | ||
| 540 | |a http://creativecommons.org/licenses/by-nc-nd/4.0 | ||
| 546 | |a eng | ||
| 690 | |||
| 655 | 7 | |a info:eu-repo/semantics/article |2 local | |
| 655 | 7 | |a info:eu-repo/semantics/publishedVersion |2 local | |
| 655 | 7 | |2 local | |
| 786 | 0 | |n Indonesian Journal of Electrical Engineering and Computer Science; Vol 12, No 6: June 2014; 4589-4595 | |
| 786 | 0 | |n 2502-4760 | |
| 786 | 0 | |n 2502-4752 | |
| 786 | 0 | |n 10.11591/ijeecs.v12.i6 | |
| 787 | 0 | |n https://ijeecs.iaescore.com/index.php/IJEECS/article/view/3544/1810 | |
| 856 | 4 | 1 | |u https://ijeecs.iaescore.com/index.php/IJEECS/article/view/3544/1810 |z Get fulltext |