Low Power Design Methodology
Due to widespread application of portable electronic devices and the evaluation of microelectronic technology, power dissipation has become a critical parameter in low power VLSI circuit designs. In emerging VLSI technology, the circuit complexity and high speed imply significant increase in the pow...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Ebooks |
| Published: |
IntechOpen,
2018-02-16.
|
| Subjects: | |
| Online Access: | Get Online |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Due to widespread application of portable electronic devices and the evaluation of microelectronic technology, power dissipation has become a critical parameter in low power VLSI circuit designs. In emerging VLSI technology, the circuit complexity and high speed imply significant increase in the power consumption. In low power CMOS VLSI circuits, the energy dissipation is caused by charging and discharging of internal node capacitances due to transition activity, which is one of the major factors that also affect the dynamic power dissipation. The reduction in power, area and the improvement of speed require optimization at all levels of design procedures. Here various design methodologies are discussed to achieve our required low power design concepts. |
|---|---|
| Item Description: | https://mts.intechopen.com/articles/show/title/low-power-design-methodology |