Implementasi Sistem Penghilang Derau Adaptif Menggunakan Algoritma LMS pada FPGA Altera Flex10KLC84

The Adaptive Noise Cancelling Systemhas been implemented in FPGA's AlteraFelx10KCL84, chip which has 576 LE and 3 EAB. Thesystem has data communication capability betweenPC and system and the baudrate is 9,600bps. Dataformat using 8-bit data width two's complementinteger and 8 scale factor...

Full description

Saved in:
Bibliographic Details
Main Authors: Putra, Agfianto Eko (Author), Azhar, Susaf Noor (Author)
Format: EJournal Article
Published: IndoCEISS in colaboration with Universitas Gadjah Mada, Indonesia., 2013-05-30.
Subjects:
Online Access:Get Fulltext
Tags: Add Tag
No Tags, Be the first to tag this record!

Internet

Get Fulltext

3rd Floor Main Library

Holdings details from 3rd Floor Main Library
Call Number: A1234.567
Copy 1 Available