Implementasi Sistem Penghilang Derau Adaptif Menggunakan Algoritma LMS pada FPGA Altera Flex10KLC84
The Adaptive Noise Cancelling Systemhas been implemented in FPGA's AlteraFelx10KCL84, chip which has 576 LE and 3 EAB. Thesystem has data communication capability betweenPC and system and the baudrate is 9,600bps. Dataformat using 8-bit data width two's complementinteger and 8 scale factor...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | EJournal Article |
| Veröffentlicht: |
IndoCEISS in colaboration with Universitas Gadjah Mada, Indonesia.,
2013-05-30.
|
| Schlagworte: | |
| Online Zugang: | Get Fulltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Online
Get Fulltext3rd Floor Main Library
| Signatur: |
A1234.567 |
|---|---|
| Exemplar 1 | Verfügbar |