Power Efficient Clock Distribuition for Switched Capacitor DC-DC Converters
In various VLSI based digital systems, on-chip interconnects have become the system bottleneck in state-of-the-art chips, limiting the performance of high-speed clock distributions and data communication devices in terms of propagation delay and power consumption. Increasing power requirements and p...
Uloženo v:
| Hlavní autoři: | , |
|---|---|
| Médium: | EJournal Article |
| Vydáno: |
Institute of Advanced Engineering and Science,
2018-04-01.
|
| Témata: | |
| On-line přístup: | Get fulltext |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|
Internet
Get fulltext3rd Floor Main Library
| Signatura: |
A1234.567 |
|---|---|
| Jednotka 1 | Dostupné |