Power Efficient Clock Distribuition for Switched Capacitor DC-DC Converters
In various VLSI based digital systems, on-chip interconnects have become the system bottleneck in state-of-the-art chips, limiting the performance of high-speed clock distributions and data communication devices in terms of propagation delay and power consumption. Increasing power requirements and p...
Enregistré dans:
| Auteurs principaux: | , |
|---|---|
| Format: | EJournal Article |
| Publié: |
Institute of Advanced Engineering and Science,
2018-04-01.
|
| Sujets: | |
| Accès en ligne: | Get fulltext |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Internet
Get fulltext3rd Floor Main Library
| Cote: |
A1234.567 |
|---|---|
| Exemplaire 1 | Disponible |