Power Efficient Clock Distribuition for Switched Capacitor DC-DC Converters
In various VLSI based digital systems, on-chip interconnects have become the system bottleneck in state-of-the-art chips, limiting the performance of high-speed clock distributions and data communication devices in terms of propagation delay and power consumption. Increasing power requirements and p...
Spremljeno u:
| Glavni autori: | , |
|---|---|
| Format: | EJournal Article |
| Izdano: |
Institute of Advanced Engineering and Science,
2018-04-01.
|
| Teme: | |
| Online pristup: | Get fulltext |
| Oznake: |
Dodaj oznaku
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|
Internet
Get fulltext3rd Floor Main Library
| Signatura: |
A1234.567 |
|---|---|
| Primjerak 1 | Dostupno |