Power Efficient Clock Distribuition for Switched Capacitor DC-DC Converters
In various VLSI based digital systems, on-chip interconnects have become the system bottleneck in state-of-the-art chips, limiting the performance of high-speed clock distributions and data communication devices in terms of propagation delay and power consumption. Increasing power requirements and p...
Na minha lista:
| Principais autores: | , |
|---|---|
| Formato: | EJournal Article |
| Publicado em: |
Institute of Advanced Engineering and Science,
2018-04-01.
|
| Assuntos: | |
| Acesso em linha: | Get fulltext |
| Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
Internet
Get fulltext3rd Floor Main Library
| Área/Cota: |
A1234.567 |
|---|---|
| Cópia 1 | Disponível |