Power Efficient Clock Distribuition for Switched Capacitor DC-DC Converters
In various VLSI based digital systems, on-chip interconnects have become the system bottleneck in state-of-the-art chips, limiting the performance of high-speed clock distributions and data communication devices in terms of propagation delay and power consumption. Increasing power requirements and p...
Сохранить в:
| Главные авторы: | , |
|---|---|
| Формат: | EJournal Article |
| Опубликовано: |
Institute of Advanced Engineering and Science,
2018-04-01.
|
| Предметы: | |
| Online-ссылка: | Get fulltext |
| Метки: |
Добавить метку
Нет меток, Требуется 1-ая метка записи!
|
Internet
Get fulltext3rd Floor Main Library
| Шифр: |
A1234.567 |
|---|---|
| Копировать 1 | Доступно |