Power Efficient Clock Distribuition for Switched Capacitor DC-DC Converters
In various VLSI based digital systems, on-chip interconnects have become the system bottleneck in state-of-the-art chips, limiting the performance of high-speed clock distributions and data communication devices in terms of propagation delay and power consumption. Increasing power requirements and p...
Sparad:
| Huvudupphovsmän: | , |
|---|---|
| Materialtyp: | EJournal Article |
| Publicerad: |
Institute of Advanced Engineering and Science,
2018-04-01.
|
| Ämnen: | |
| Länkar: | Get fulltext |
| Taggar: |
Lägg till en tagg
Inga taggar, Lägg till första taggen!
|
Internet
Get fulltext3rd Floor Main Library
| Signum: |
A1234.567 |
|---|---|
| Exemplar 1 | Tillgänglig |