A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
Збережено в:
| Автори: | , |
|---|---|
| Інші автори: | |
| Формат: | EJournal Article |
| Опубліковано: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
| Предмети: | |
| Онлайн доступ: | Get fulltext |
| Теги: |
Додати тег
Немає тегів, Будьте першим, хто поставить тег для цього запису!
|
Інтернет
Get fulltext3rd Floor Main Library
| Шифр: |
A1234.567 |
|---|---|
| Примірник 1 | Доступно |