A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
Na minha lista:
| Main Authors: | , |
|---|---|
| Outros Autores: | |
| Formato: | EJournal Article |
| Publicado em: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
| Assuntos: | |
| Acesso em linha: | Get fulltext |
| Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
Internet
Get fulltext3rd Floor Main Library
| Área/Cota: |
A1234.567 |
|---|---|
| Cód. Barras: 1 | Disponível |