A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
Saved in:
Main Authors: | Mitra, Sanjoy (Author), Das, Debaprasad (Author) |
---|---|
Other Authors: | Nil (Contributor) |
Format: | EJournal Article |
Published: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
Subjects: | |
Online Access: | Get fulltext |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Don't fear AI
by: EUROPEAN INVESTMENT BANK, et al. -
Don't fear AI (Volume 2)
by: Atkinson, Robert
Published: (2019) -
Don't fear AI (Volume 2)
by: Atkinson, Robert
Published: (2019) -
A SoC-IP Core Test Data Compression Scheme based on Error Correcting Hamming Codes
by: Mitra, Sanjoy, et al.
Published: (2018) -
Don't Know Responses in Water Quality Surveys
by: Zhihua Hu, et al.
Published: (2012)