A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Weitere Verfasser: | |
| Format: | EJournal Article |
| Veröffentlicht: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
| Schlagworte: | |
| Online Zugang: | Get fulltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Online
Get fulltext3rd Floor Main Library
| Signatur: |
A1234.567 |
|---|---|
| Exemplar 1 | Verfügbar |