A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
Enregistré dans:
| Auteurs principaux: | , |
|---|---|
| Autres auteurs: | |
| Format: | EJournal Article |
| Publié: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
| Sujets: | |
| Accès en ligne: | Get fulltext |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Internet
Get fulltext3rd Floor Main Library
| Cote: |
A1234.567 |
|---|---|
| Exemplaire 1 | Disponible |