A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
में बचाया:
| मुख्य लेखकों: | , |
|---|---|
| अन्य लेखक: | |
| स्वरूप: | EJournal Article |
| प्रकाशित: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
| विषय: | |
| ऑनलाइन पहुंच: | Get fulltext |
| टैग : |
टैग जोड़ें
कोई टैग नहीं, इस रिकॉर्ड को टैग करने वाले पहले व्यक्ति बनें!
|
इंटरनेट
Get fulltext3rd Floor Main Library
| बोधानक: |
A1234.567 |
|---|---|
| प्रति 1 | उपलब्ध |