A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
Bewaard in:
| Hoofdauteurs: | , |
|---|---|
| Andere auteurs: | |
| Formaat: | EJournal Article |
| Gepubliceerd in: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
| Onderwerpen: | |
| Online toegang: | Get fulltext |
| Tags: |
Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
|
Internet
Get fulltext3rd Floor Main Library
| Plaatsingsnummer: |
A1234.567 |
|---|---|
| Kopie 1 | Beschikbaar |