A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
Zapisane w:
| Główni autorzy: | , |
|---|---|
| Kolejni autorzy: | |
| Format: | EJournal Article |
| Wydane: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
| Hasła przedmiotowe: | |
| Dostęp online: | Get fulltext |
| Etykiety: |
Dodaj etykietę
Nie ma etykietki, Dołącz pierwszą etykiete!
|
Internet
Get fulltext3rd Floor Main Library
| Sygnatura: |
A1234.567 |
|---|---|
| Egzemplarz 1 | Dostępne |