A Comprehensive Review on Applications of Don't Care Bit Filling Techniques for Test Power Reduction in Digital VLSI Systems
Massive power consumption during VLSI testing is a serious threat to reliability concerns of ubiquitous silicon industry. A significant amount of low-power methodologies are proposed in the relevant literature to address this issue of test mode power consumption and don't care bit(X) filling ap...
Sparad:
| Huvudupphovsmän: | , |
|---|---|
| Övriga upphovsmän: | |
| Materialtyp: | EJournal Article |
| Publicerad: |
Institute of Advanced Engineering and Science,
2018-12-01.
|
| Ämnen: | |
| Länkar: | Get fulltext |
| Taggar: |
Lägg till en tagg
Inga taggar, Lägg till första taggen!
|
Internet
Get fulltext3rd Floor Main Library
| Signum: |
A1234.567 |
|---|---|
| Exemplar 1 | Tillgänglig |